Abstract-This paper presents a novel table-based approach for efficient statistical analysis of Finfield effect transistor circuits. The proposed approach uses a new scheme for interpolation of look-up tables (LUTs) with respect to process parameters. The effect of various process parameters, viz., channel length, fin width, and effective oxide thickness is studied for three circuits: buffer chain, static random access memory cell, and high-gain low-voltage op-amp. Compared to mixed-mode (devicecircuit) simulation, the proposed LUT-based approach is shown to be much faster, thus making it practically a feasible and attractive option for variability analysis especially for emerging technologies where compact models are not available for circuit simulation. 
I. Introduction
The Finfield effect transistor (FinFET) device is emerging as a strong candidate to replace planar bulk metal oxide semiconductor field-effect transistors (MOSFETs) due to its better gate control and reduced short-channel effects [1] . One of the major concerns about the usefulness of the FinFET technology-indeed, any novel technology-is the effect of statistical variations [2] - [5] in process parameters on the circuit/system performance [6] - [8] . For a novel technology, predicting the effect of statistical variations is difficult because accurate analytical models are either not available at all or are not sufficiently mature. For FinFETs also, analytical models are under investigation [9] . Mixed-mode (device-circuit) simulation has been used recently for predicting FinFET circuit performance in the presence of statistical variations [7] , [8] . However, this approach is only useful for small circuits because of the excessive amount of computation time it requires. The look-up table (LUT) approach has been effective in simulation of circuits with novel technologies (see [10] and references therein). Technology computer-aided design (TCAD) simulators are generally used to generate LUTs for devices. Interpolation of table data for MOSFETs was discussed in [11] ; however, it is not suitable for studying process variations. Extension of the LUT approach for studying statistical variations requires generation of a large number of lookup tables, which would generally be impractical in terms of CPU time. In this paper, we present an accurate interpolation scheme which circumvents the previously mentioned situation and enables the LUT approach, for the first time, to predict circuit performance in the presence of statistical variations in new technologies, such as FinFET. Table Technique The LUT approach basically consists of I-V and Q-V tables, and interpolation coefficients for the transistor. This information is used to compute currents during circuit simulation as follows:
II. Look-Up
where X = G, D, S. Equation (1) is valid if the quasi-static approximation holds [12] , which is generally true for shortchannel devices. The terminal charges (Q) can be calculated from C-V data. For the purpose of circuit simulation, a good LUT scheme should not only interpolate the current and charges at nontable points but also accurately compute their slopes with respect to the terminal voltages. For accurate interpolation in all three regimes (i.e., subthreshold, moderate inversion, and strong inversion), the I D -V G template-based LUT approach is used in this paper. This LUT approach is recently proposed and was verified using FinFET circuits in 45 nm technology devices. The complete details of the I D -V G template-based LUT approach can be found in [10] . This LUT approach is implemented in the circuit simulation package SEQUEL [13] and used in this paper.
III. LUT Interpolation Scheme and Validation

A. LUT Interpolation Scheme
The look-up table for a given transistor consists of the I-V and Q-V data for that particular transistor. For studying the effect of statistical variations on a given circuit, the following approaches have been reported in the literature. 1) Extract model parameters for the "nominal" transistor, allow the model parameters to vary (say, within ±5%) preserving the correlation among model parameters, perform circuit simulation, and record the quantities of interest (such as amplifier gain and gate delay) [14] . simulation time for even moderately complex circuits. In view of the above limitations of approaches (1) and (2), we use an LUT-based approach as described by the following steps. The drain current is found to be very sensitive to all of the process parameters considered in this paper. Linear interpolation was found to work well in the strong inversion region; however, it gave significant errors in the subthreshold region. Also, the commonly used cubic spline interpolation scheme was not able to interpolate accurately in the subthreshold region. The following approximation was found to be accurate for all regions of operation:
where a and b are constants, to be obtained from the table points [see Fig. 1 
The variation of terminal charges with respect to process parameters is generally much smoother than that of the drain current. Therefore, a simple cubic spline approach was found to be adequate for interpolation of the terminal charges. Fig. 1(b) shows interpolation of the terminal charge Q G . The Q G -p (terminal charge versus process parameter) data is fitted with cubic splines and Q G for p = p 0 is evaluated.
B. Validation
The FinFET structure used for validation of the interpolation scheme is shown in Fig. 2 . 45 nm FinFET technology with a minimum gate length (L) of 20 nm is used. The SENTAURUS TCAD simulator [15] is used to generate I-V and Q-V data for the preparation of the LUTs. The TCAD simulator parameters (such as mobility and doping densities) are first calibrated to fit experimental data [16] . The nominal values of the process parameters are: L = 20 nm, effective oxide thickness (EOT) = 0.9 nm, fin width (T FIN ) = 6 nm, and fin height (H FIN ) = 30 nm. The channel doping is 1 × 10 15 cm
and the source/drain doping is 1 × 10 20 cm −3 with an overlap distance (L OV ) of 2 nm. The LUT interpolation scheme is implemented for the study of process variations in L, TFIN, and EOT. FinFET device/circuit performance was reported to be most sensitive to variations in these three process parameters [2] , [8] . Further, variations in L, TFIN, and EOT were also reported to be independent of each other [2] , [8] . The following 3σ variations of these process parameters reported in [2] and [8] are considered in this paper: ±2 nm for L (±10 %), ±1 nm for TFIN (±16 %), and ±0.1 nm for EOT (±11%).
The I-V and Q-V data are generated for the following process parameter values, and the corresponding LUTs are referred to as "reference set of LUTs. and 2) using the interpolation scheme described above, and compare the two. Fig. 3(a) and (b) , show the comparison of the drain current for the process parameter L for the subthreshold and strong inversion regimes, respectively. In all cases, the comparison is shown for various values of V DS . Excellent agreement between the actual data and interpolated data is observed. It may be noted that logI D varies almost linearly with L, thus justifying the approximation given by (2) . The same behavior was observed with respect to other process parameters and moderate inversion regime as well. The interpolated values were also found to maintain the desired trend with respect to V GS for all three process parameters. Fig. 4 (a) and (b) shows the comparison of Q g versus L between interpolated and TCAD data in subthreshold and strong inversions, respectively, and for two values of V DS . In all cases, the interpolated and TCAD results are seen to match very well. Similarly, the interpolation procedure was verified for Q d and also with respect to other process parameters (TFIN and EOT) and moderate inversion regime, and excellent agreement between the interpolated charges and TCAD results was observed in all cases.
In TCAD simulations, the grid discretization due to change in process parameter values results in some numerical noise. To minimize this noise to an acceptable level, the grid and the number of grid points have been carefully chosen. The smoothness of the currents and charges with respect to process parameters (see Figs. 3 and 4) is a good practical indicator of a properly designed grid.
IV. Impact of Process Variations on Circuit
Performance For studying the impact of process variations on specific circuits, the following steps are performed.
1) For each of the three process parameters considered here (L, TFIN, and EOT), a reference set of five LUTs is generated as described in Section III-B. 2) For each process parameter, a large number of additional LUTs are generated using the LUT interpolation scheme described in Section III. For example, 41 LUTs are generated for channel lengths between L = 17 nm to For the study presented in this paper, 41 tables were found to be sufficient. Additional tables were not seen to make any noticeable change in the process variation results (3σ and mean values) at the circuit level. An odd value (41) is chosen so that the nominal value of the process parameter falls at the center. 3) During a given run of circuit simulation for a given process parameter, each transistor in the circuit is randomly assigned one of the pregenerated LUTs according to a Gaussian distribution. Circuit simulation is performed, and the performance parameters of interest are stored for this run. 4) The procedure described in (3) is repeated for a large number of runs, and statistics about the performance measures are collected. We now consider specific circuit examples and discuss the impact of variations in process parameters on the performance in each case. The nominal values of the process parameters are: L = 20 nm (50 nm in op-amp circuit), EOT = 0.9 nm, and T FIN = 6 nm. All simulations are performed on a computer with a 3 GHz processor, 4 GB RAM and 1024 kb cache.
A. Buffer Chain
The buffer chain circuit, generally used for driving high capacitive loads, is shown in Fig. 5(a) . A step input signal is applied to this circuit and the propagation delay (τ pd ) corresponding to the rising edge of the input signal is taken Fig. 5(a) ]. SRAM Cell [ Fig. 5(b) ]. Op-Amp Circuit [ Fig. 5(c) ] Fig. 5(a) 'M' stands for mean, σ for standard deviation, OV for offset voltage, PM for phase margin, UGF for unity gain frequency, SNMR for SNM in read and SNMH for SNM in hold operations.
as the performance measure. 50 000 circuit simulations were carried out for each process parameter. The corresponding mean (denoted by M) and 3σ values for τ pd are given in Table I . It can be seen from the table that the spread in τ pd is maximum due to variations in L and least due to EOT. For a single run of circuit simulation, the LUT circuit simulator has taken 0.2 s, whereas the mixed-mode SENTAURUS mixed-mode simulation [15] has taken 46 min. The difference in simulation time points to the advantage of using LUT simulations for the process variation study. Clearly, it is not practical to carry out any meaningful statistical analysis with a mixed-mode device simulator, since the process variations study requires tens of thousands of runs. On the other hand, the LUT simulator can be used effectively, and the statistics can be obtained in a reasonable time. For example, the study presented in Table I for the buffer chain circuit took about 15 h for generating the reference sets of 15 LUTs (see Section III-B), 30 min for generating the 123 interpolated LUTs, and about 9 h for all circuit simulations for all three process parameters. Thus, the total time taken for the entire procedure is 24 h 30 min for the process variations study of this circuit using the LUT approach. For the same study, mixed-mode simulations would have taken approximately 150 000 × 0.75 h. It may be noted that once the LUTs are generated, they can be used for studying process variations in other circuits as well. In that sense, it is a one-time computational cost.
The independent variation of L, TFIN, and EOT was reported at the single transistor level in [2] , and it was further used for the process variations study in [8] . We verified the same for the buffer chain circuit in this paper for extreme cases (i.e., process corners) of process variations using mixed-mode simulations. It was found that the error in the calculations of τ pd was not more that 0.31% between the two approaches: 1) when the variations in all process parameters considered together; and 2) the variations in process parameters considered independently and cumulative effect obtained. The error less than 0.31% for extreme cases of process variations shows that the multiparameter interpolation scheme is not required for the study of process variation effects at the circuit level for L, TFIN, and EOT parameters.
B. SRAM Cell
The circuit for the static random access memory (SRAM) cell, shown in Fig. 5(b) , is simulated for the study of process variation effects on the static noise margin (SNM) at V DD = 1 V. SNM was calculated using the graphical method demonstrated in [17] . 50 000 circuit simulations were carried out for each of the process parameters. The simulation results are given in Table I . It can be seen from the table that the spread in SNM (read and hold) is maximum due to variations in L. It has taken approximately 4 h to generate the results given in Table I for the SRAM cell. The LUTs generated for the buffer chain circuit are used for this circuit as well.
C. High-Gain Three-Stage Op-Amp Circuit
The third circuit considered in this paper is a three-stage high-gain low-voltage op-amp shown in Fig. 5(c) . This op-amp in planar complementary metal oxide semiconductor (CMOS) technology has been reported in [18] . This op-map is designed with FinFET devices (L = 50 nm, other process parameter values are the same as those given in Section III-B) with the help of automatic design platform developed by the authors [19] . The designed op-amp, shown in Fig. 5(c) , features the following specifications at V DD = 1 V: open loop gain = 104.5 dB, power dissipation = 66 µW, phase margin = 83.35deg, unity gain frequency = 140 MHz, input offset voltage = 7.6 µV, and rise, fall slew rates = 671-V/µs and 292-V/µs, respectively.
The LUT interpolation and pregeneration of LUTs are carried out using the same approach as discussed in Section III but for a FinFET device with a nominal channel length of 50 nm. 25 000 circuit simulations are carried out for each process parameter. Paired FinFET devices are assigned the same process parameter values. For the study of input offset voltage, mismatch analysis was performed. Mismatch with a 3σ value equal to 5% of the total process variations is considered for each process parameter.
The results of process variations and mismatch analysis are given in Table I for four performance measures: input offset voltage, voltage gain, phase margin, and unity gain frequency. The distributions for two performance measures are also given in Fig. 6 . The amount of variations for all four performance measures is maximum due to variations in TFIN. This result is in contrast with the results for buffer chain and SRAM cell circuits, which is mainly due to the larger channel length of FinFET devices in op-amp. The total CPU time (including LUTs generation) taken by the LUT approach the for entire process variations study of this circuit is approximately 35 h which is acceptable looking at the complexity of the circuit.
V. Summary and Conclusion
A novel table-based platform is demonstrated for statistical analysis of circuits in emerging technologies such as FinFET where compact models for circuit simulations are not available. A new LUT interpolation scheme is proposed for the accurate process variations study. Effects of process variations on the performance of three different circuits in FinFET technology are studied. It is observed that the variations in L contribute the maximum variations in propagation delay of the buffer chain circuit and SNM of the SRAM cell circuit. For the op-amp circuit designed with long-channel FinFET devices (50 nm), the variations in TFIN are found to generate maximum variations in the performance measures.
